Phonon-limited and effective low-field mobility in n-and p-type †100 ‡-, †110 ‡-, and †111 ‡-oriented Si nanowire transistors Mathieu Ultrascaled n-and p-type Si nanowire field-effect transistors ͑NW FETs͒ with ͓100͔, ͓110͔, and ͓111͔ as channel orientations are simulated in the presence of electron-phonon scattering using an atomistic quantum transport solver based on the sp 3 d 5 s ‫ء‬ tight-binding model for electrons and holes, a modified Keating model for phonons, and the nonequilibrium Green's function formalism. The channel resistances of devices with different gate lengths and carrier concentrations are computed at room temperature and used to extract phonon-limited, ballistic, and effective low-field mobilities. It is found that a ͓110͔ channel represents the best choice for high n-and p-type NW FET performances. © 2011 American Institute of Physics. ͓doi:10.1063/1.3540689͔
Short channel effects ͑SCE͒ such as source-to-drain tunneling and drain-induced barrier lowering are expected to severely limit the performances of planar, single-gate, Si metal-oxide-semiconductor field-effect transistors ͑MOS-FETs͒ with gate lengths below 20 nm. Semiconductor nanowire ͑NW͒ field-effect transistors 1,2 ͑FETs͒ are emerging as an alternative to planar MOSFETs due to their excellent electrostatic control. In a gate-all-around configuration, NW FETs could allow for a significant reduction of SCE, even in ultrashort devices. However, NW diameters below 5 nm are required to obtain the best transistor performances. 2 To support and facilitate the experimental development of ultrascaled NW FETs, computer-based modeling tools that can properly capture the physics of these devices are extremely important. At the nanometer scale, quantum mechanical effects such as energy quantization of both electrons and phonons as well as tunneling cannot be ignored and must be taken into account by the chosen simulation approach.
So far, there have been many quantum mechanical studies of NW FETs, but most of them consider only ballistic transport in the effective mass approximation, 3 k · p, 4 or tight-binding 5 model. Some attempts to include interface roughness 6 and electron-phonon scattering 7, 8 have been demonstrated, but they have almost always been limited to n-type devices with transport along the ͓100͔ crystal axis and interactions with bulk acoustic and optical phonons.
Here, a quantum transport solver based on the tightbinding model, confined phonons, and the nonequilibrium Green's function formalism is used to investigate the performances of Si NW FETs with a diameter of 3 nm. As a metric, the ballistic, the phonon-limited, and the effective low-field mobility 9 of n-and p-type devices with ͓100͔, ͓110͔, and ͓111͔ as transport directions are computed and analyzed.
Previous theoretical investigations of phonon-limited mobility in NWs have either treated Si in the effective mass approximation and used bulk phonons when threedimensional Schrödinger-Poisson device simulations were performed 10 or they have extracted the mobility based on precomputed scattering rates when the full bandstructure of Si and confined phonons are considered. 11, 12 Here and in Ref.
13, both approaches are combined to obtain more accurate results. It is found that a ͓110͔-oriented NW channel offers the best compromise between high n-and p-type device performances.
The structure of the circular gate-all-around NW FETs investigated in this letter as well as their cross section is shown in Fig. 1 The phonon modes are confined and computed using a modified Keating model. 16 They are different for each transport direction. The electron-phonon matrix elements are calculated as in Ref. 14: they depend ͑i͒ on the derivative of the tight-binding Hamiltonian with respect to the relative position of two neighbor atoms, ͑ii͒ on the displacement vector of each atom, and ͑iii͒ on the phonon occupancy number. The polarization of each phonon mode is fully taken into account so that the selection rule automatically applies to the scattering rates. Furthermore, all the phonon energies are treated at the same level without any distinction between acoustic and optical branches.
The dR / dL method 17 is utilized to compute the phononlimited ph , the ballistic bal , and the effective eff low-field mobility of the NW FETs. Transistors with a gate length L g = 15, 22.5, and 30 nm are simulated at a very low drain-tosource voltage ⌬V =1ϫ 10 −5 V and different gate-to-source voltages V gs . All simulations include electron-phonon scattering. The channel resistance R͑L scatt ͒ = ⌬V / I d ͑L scatt ͒ is extracted from the computed drain current I d ͑L scatt ͒, where L scatt is the length of the scattering region or scattering length. Three gate lengths are considered to make sure that R͑L scatt ͒ increases linearly as function of L scatt . Note that the scattering length L scatt is generally longer than the gate length L g due to scattering in the source and drain extensions. Since L scatt and L g are different, a way to calculate L scatt is required. For that purpose, it is recalled that in diffusive transport, the total resistance R͑L scatt ͒ can be expressed as the sum of two quantities R 0 and R ph ͑L scatt ͒
where R 0 is the so-called ballistic resistance and R ph ͑L scatt ͒ is the electron-phonon scattering induced resistance which linearly increases as function of L scatt . The ballistic resistance R 0 is the channel resistance when electron-phonon scattering is turned off, i.e., when L scatt =0. Although R 0 is independent of L scatt , it exhibits a strong dependence on the gate length of the transistor as illustrated in Fig. 2 . As long as L g is larger than 10 nm, R 0 does not vary, but when it becomes shorter than 10 nm, source-to-drain tunneling starts to decrease R 0 . For this reason, only devices where R 0 is independent of L g are simulated here.
To determine L scatt , R 0 at L scatt = 0 is aligned with the three computed R͑L scatt ͒ at L scatt = x for L g = 15 nm, x + 7.5 for L g = 22.5 nm, and x + 15 for L g = 30 nm, where x is the parameter to determine. As an example, the channel resistances R͑L scatt ͒ at V gs = 0.6 V of n-and n-type Si nanowires with transport along ͓100͔, ͓110͔, and ͓111͔ are reported in Fig. 3 . As expected, all the resistances linearly increase as function of L scatt .
The derivative 1D = dR͑L scatt ͒ / dL scatt , which is independent of L scatt , and the inversion charge P inv or N inv in the middle of the channel ͑top-of-the-barrier͒ are used to compute the phonon limited mobility ph
where q is the elementary charge. Then, with the help of the ballistic resistance R 0 and the scattering length L scatt , the ballistic mobility bal can be computed
The effective mobility eff ͑L scatt ͒ is derived using Matthiessen's rule 1 / eff =1/ bal +1/ ph . Both ph and eff are shown in Fig. 4 . Two bias points, V gs = 0.4 and 0.6 V, were simulated per transport direction and device type. Instead of plotting the mobilities as function of V gs , the inversion charges at the top-of-the-barrier P inv and N inv are employed. The key results in Fig. 4 are ͑i͒ the low values of the effective mobility in all the simulated devices, which can be explained by a stronger electron-phonon coupling in nanowire structures than in bulk, 12 ͑ii͒ hole mobilities closer to their bulk values than electron mobilities, ͑iii͒ lower phononlimited mobilities in devices with poor transport properties ͑n-type ͓111͔ and p-type ͓100͔͒, and the superiority of ͓110͔-oriented channels to obtain both n-and p-type high performance devices.
As a reference, the calculated effective mobility of the ͓110͔ n-and p-type Si NW FETs have been compared to the experimental data of Fig. 19 Ϸ 300 cm 2 / V s versus eff,exp Ϸ 180 cm 2 / V s͒ by more than 50%. Further investigations are needed to understand this discrepancy, but the facts that the simulated transistor structures are oversimplified and only electron-phonon scattering is included ͑no other scattering mechanism͒ partly explain why different results are obtained.
The main conclusion of this study on mobility extraction in ultrascaled Si NW FETs is that the effective mobility of these devices is relatively low as compared to bulk transistors, even without accounting for other nonideal effects such as interface roughness, impurity scattering, and relaxation of the surface atoms. However, the NW mobility could be improved by applying strain or mixing Ge with Si. As a next step, the simulation approach presented in this paper will be calibrated with available experimental data. 
